Introduction
In the aggressive scaling of the gate dielectric thickness for continuous shrinkage of MOSFETs, a increase in the gate resistance emerges as one of major concerns from the viewpoint of eliminations in both the voltage drop through the gate under higher gate leakage current [1] and the gate depletion effect [2] . Especially, in case of poly-Si gate, with decreasing gate size, the gate depletion effect becomes serious due to dopant loss reflecting impurity pile-up [3] . Poly-SiGe gate is one of the promising candidate for a gate material of next-generation MOSFETs because of lower resistivity and less depletion effect [3] [4] [5] in comparison with poly-Si gate in addition to the consideration about controllability of work function and matching with conventional silicon process [6, 7] . In the implementation of poly-SiGe gate, the control of the redistribution of Ge atoms in a gate stack structure during dopant activation anneal is of great importance.
In this work, we have studied the thermal diffusion and redistribution of Ge atoms in the poly-Si/poly-SiGe/poly-Si stacked structures.
Experimental
After conventional wet-chemical cleaning steps of p-type and n-type Si(100) wafers, SiO 2 layers in the thickness range of 2.0-4.0nm were grown at 1000
• C in dry O 2 and then poly-Si/SiGe/Si/SiO 2 stacked structures were fabricated on the wafers by the following low-pressure chemical vapor deposition (LPCVD) steps at a substrate temperature of 570
• C. First, ∼30nm-thick poly-Si as a buffer layer was formed from the thermal decomposition of pure SiH 4 under 0.36torr and subsequently, ∼100nm thick poly-SiGe was deposited under 0.42torr of a pure SiH 4 and 10%GeH 4 diluted with He, in which the gas molar ratio of SiH 4 to GeH 4 was varied from 2 to 10, and followed by LPCVD of ∼100nm thick poly-Si film as a cap layer with the same conditions as the buffer layer. BF + 2 ions or As + ions accelerated at 30keV or 15keV were implanted with a dose of 5 × 10 15 cm −2 to the stack structures so prepared and followed by activation annealing in the temperature range of 800∼1000
• C for 30 or 10 min in N 2 ambient. The crystallinity of the stacked film was evaluated by X-ray diffraction(XRD) using a Cu Kα line and Raman scattering measurements using a 441.6nm light from a He-Cd laser. The depth profiles of Ge, Si and dopant atoms in the stack structures were evaluated by secondary ion mass spectrometry(SIMS) using Cs + . The resistivity measurements for the annealed samples were performed using a four-point probe method. Also, the gate leakage current and capacitancevoltage characteristics of fabricated MOS capacitors were evaluated to check the influence of the Ge redistribution on the gate oxide.
Results and Discussion
XRD measurements for 250nm-thick Si 1−x Ge x single film formed on 2nm-thick SiO 2 confirm an improvement of the crystallinity by post deposition anneal and no significant different in the crystallinity between the annealed samples as shown in Fig. 1 . The relative intensity of the diffraction peaks due to (111), (220) and (311) planes indicates that polycrystallites are oriented preferentially to the (111) direction, but not strongly, and the preferential orientation is not changed by N 2 anneal subsequent to ion implantation at the temperature range of 850-1000
• C . In 850
• C annealed cases, the BF
implanted sample show a slightly degraded crystallinity in comparison with undoped and As + implanted samples. This can be interpreted in terms of a negative impact of implanted fluorine atoms on the crystallization, presumably because of thermal stability of Si-F bonds. Changes in the Raman scattering spectra for poly-Si(100nm in thickness)/polySi 0.7 Ge 0.3 (100nm)/poly-Si(30nm) /SiO 2 (2nm)/Si(100) show the diffusion and incorporation of Ge atoms in the Si layer by N 2 anneal as represented in Fig. 2 . For as-deposited sample, two sharp peaks due to TO phonons involving Si-Si stretching motions in the poly-Si cap and in the poly-SiGe layers are clearly observable at ∼520cm −1 and ∼505cm −1 , respectively, where the signals from the bottom poly-Si layer can not be detected because of the probing depth of the excitation laser light. After 850
• C anneal, the TO phonon peaks are shifted towards the lower wavenumber side. The observed peak shift implies the diffusion of Ge atoms into the poly-Si cap layer. Since, for the BF + 2 implanted case, the TO phonon peak at the higher wavenumber side is significantly decreased, the Ge incorporation to the cap is likely to be more pronounced than the As + implanted case Notice that, by N 2 anneal at 1000
• C, the signals from TO phonons in Si-Ge network becomes dominant, suggesting that Ge atoms diffuse uniformly in the cap layer as also confirmed by SIMS measurements. As shown in SIMS profiles for BF + 2 implanted case of Fig. 3 , the Ge concentration in the cap layer is increased remarkably by 850
• C anneal. Obviously, by 1000
• C anneal, a quite uniform depth profile for Ge atoms is obtained. In addtion, for the As + implanted case, the same result was obtained.
Lower resistivities were measured for poly-SiGe annealed at temperatures higher than 850
• C in comparison to the cases of poly-Si (Fig. 4) , which can be interpreted interms of the impurity activation ratio.
Capacitance-voltage (C-V) and current-voltage (I-V) characteristics of MOS capacitors with n
+ and p + poly-SiGe stack structures on 4nm-thick SiO 2 were compared to those of controlled MOS capacitors with poly-Si gate in order to confirm less impact of the Ge redistribution in the stack gate on gate SiO 2 in the annealing condition at 850
• C for 30min (Fig. 5, 6 ). For the cases with n + gate, no difference in flatband voltage(V F B ) between poly-Si and poly-SiGe gates was observed. The result of Fig. 5 indicates that, by 850
• C for 30min, Ge atoms are diffused well near the interface between the buffer layer and SiO 2 . As for I-V characteristics of the MOS capacitors, the gate leakage current due to FowlerNordheim(F-N) tunnel is only observed, indicating the impact of Ge redistribution in the gate stack on the gate leakage is negligible (Fig. 6 ). In addition, for p + poly-SiGe gate, an increase in current level at positive gate voltages, which reflect the V F B shift of 0.2V, is measured compared with the p + polySi gate case, while no difference in the leakages current level at negative gate biases is obtained because the tunneling current is limited by hole generation rate in the substrate. For n + poly-Si and poly-SiGe gates, the I-V characteristics are almost identical, and this result was consistent with the C-V characteristics.
Conclusions
The Ge redistribution in the poly-SiGe stack structure, which consists of 100nm-thick poly-Si cap, 100nm-thick polySiGe and 30nm-thick poly-Si buffer, on ultrathin SiO 2 /Si(100) by N 2 anneal in the temperature range of 800-1000
• C has been studied. By 1000
• C anneal for 30min, a uniform depth profile of Ge atoms throughout the whole sack structure was obtained. By 850
• C anneal for 30min, expected I-V and C-V characteristics of MOS capacitors with p + and n + poly-SiGe stack gate with a Ge content of ∼30at.% were confirmed. The flat band voltage shift of 0.2V was evident only for p + polySiGe, being attributable to the difference in the energy band structure between Si and Si 0.7 Ge 0.3 , without extra current leakage. Poly-Si 30min.
Poly-SiGe 10min.
Poly-SiGe 30min. 
